



## Welcome to IEEE Xplore

- Home
- What Can I Access?
- Log-out

## Tables of Contents

- Journals & Magazines
- Conference Proceedings
- Standards

## Search

- By Author
- Basic
- Advanced

## Member Services

- Join IEEE
- Establish IEEE Web Account
- Access the IEEE Member Digital Library

## Enterprise File Cabinet

- Access the IEEE Enterprise File Cabinet

 Print Format

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

## Refine Search

### Search Results -

Terms	Documents
L18 and "vertical transistor"	1

**Database:**

- US Pre-Grant Publication Full-Text Database
- US Patents Full-Text Database
- US OCR Full-Text Database
- EPO Abstracts Database
- JPO Abstracts Database
- Derwent World Patents Index
- IBM Technical Disclosure Bulletins

**Search:**

### Search History

DATE: Wednesday, July 21, 2004 [Printable Copy](#) [Create Case](#)

**Set Name** Query  
side by side

**Hit Count** Set Name  
result set

*DB=USPT; PLUR=YES; OP=OR*

L19 L18 and "vertical transistor" 1 L19

L18 L2 and (antimony or tellurium) 28 L18

*DB=TDBD; PLUR=YES; OP=OR*

L17 L16 0 L17

*DB=DWPI; PLUR=YES; OP=OR*

L16 L15 0 L16

*DB=JPAB; PLUR=YES; OP=OR*

L15 L14 0 L15

*DB=EPAB; PLUR=YES; OP=OR*

L14 L13 0 L14

*DB=PGPB; PLUR=YES; OP=OR*

L13 L12 0 L13

*DB=USOC; PLUR=YES; OP=OR*

L12 L11 0 L12

*DB=USPT; PLUR=YES; OP=OR*

L11 L10 and "vertical transistor" 0 L11  
L10 memory and chalcognide 4 L10

*DB=TDBD; PLUR=YES; OP=OR*

L9 L8 0 L9

*DB=DWPI; PLUR=YES; OP=OR*

L8 L7 0 L8

*DB=JPAB; PLUR=YES; OP=OR*

L7 L6 0 L7

*DB=EPAB; PLUR=YES; OP=OR*

L6 L5 0 L6

*DB=PGPB; PLUR=YES; OP=OR*

L5 L4 0 L5

*DB=USOC; PLUR=YES; OP=OR*

L4 L3 0 L4

*DB=USPT; PLUR=YES; OP=OR*

L3 L2 and "vertical transistor" 2 L3  
L2 "first wiring" and "second wiring" and memory 931 L2  
L1 6740921 1 L1

END OF SEARCH HISTORY